

BAHRIA UNIVERSITY (KARACHI CAMPUS)

ASSIGNMENT I – Fall 2021

COMPUTER ARCHITECTURE & LOGIC DESIGN

Class: **BSE 3 B**

Course Instructor: **Dr. Syed Samar Yazdani** Due Date: 26/11/2021

Date: 17.11.2021 Max Marks: **10 Marks**


Student’s Name: **M Muaz Shahzad** Reg. No: **02-131202-081**

**Note:**

* *Attempt all questions*

**Question 1** [CLO 3]

A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count:



Determine the effective *CPI*, and execution time for this program.

**SOLUTION:**

CPI = (45000\*1) + (2\*32000) + (2\*15000) + (8000\*2) / (100 000) = 155 / 100 = 1.55

MIPS =40 M clocks / sec \* (1/1.55 clocks per instruction) = 40 / 1.55 / 1000000 = 25.8 MIPs

EXECUTION TIME = (100000 instructions) \* 1.55 CPI = 155 000 cycles \* 1/40M sec = 0.003875 = 3.87 ms.


Answers:

CPI = 1.55; MIPS rate = 25.8; Execution time = 3.87 ns.

**Question 2** [CLO 3]

Consider two diﬀerent machines, with two diﬀerent instruction sets, both of which have a clock rate of 200 MHz. The following measurements are recorded on the two

machines running a given set of benchmark programs:



1. Determine the effective *CPI*, MIPS rate, and execution time for each machine.
2. Comment on the results.

**SOLUTION:**

**Answer (a):**

CPI(A) = (8\*1+4\*3+2\*4+4\*3) \*106 **/** (8+4+2+4) \*106 = 2.22

MIPS(A) = 200\*106 / 2.22\*106 = 90

CPU(A) execution time = 18\*106 \*2.2 / 200\*106 = 0.2 s

CPI(B) = (10\*1+8\*2+2\*4+4\*3) \*106 / (10+8+2+4) \*106 = 1.92

MIPS(B) = 200\*106 /1.92\*106 =104

CPU(B) execution time = 24\*106 \*1.92 / 200\*106 = 0.23 s

**Answer (b):**

Even though, machine B has a higher MIPS than machine A, it needs a longer CPU time to execute the similar set of benchmark programs (instructions).

**Question 3** [CLO 3]

The hypothetical machine of Figure 3.4 also has two I/O instructions: 0011 = Load AC from I/O

0111 = Store AC to I/O

In these cases, the 12-bit address identifies a particular I/O device. Show the program execution (using the format of Figure 3.5) for the following program:

* 1. Load AC from device 5.
  2. Add contents of memory location 940.
  3. Store AC to device 6.

Assume that the next value retrieved from device 5 is 3 and that location 940 contains a value of 2.

**SOLUTION:**

We will assume that the memory (contents in hex) as the previous table:  
300: 3005; 301: 5940; 302: 7006  
Therefore, the steps will be as the following:  
Step 1: 3005 --> IR  
Step 2: 3 --> AC  
Step 3: 5940 --> IR  
Step 4: 3 + 2 = 5 --> AC  
Step 5: 7006 --> IR  
Step 6: AC --> Device 6

**Question 4** [CLO 3]

The program execution of Figure 3.5 is described in the text using six steps. Expand this description to show the use of the MAR and MBR.

**SOLUTION:**

**STEP 1:**

1. The PC contains 300, the address of the first instruction. This value is loaded in to the MAR.
2. The value in location 300 is loaded into the MBR, and the PC is incremented. These two steps can be done in parallel.
3. The value in the MBR is loaded into the IR.

**STEP 2:**

1. The address portion of the IR (940) is loaded into the MAR.
2. b) The value in location 840 is loaded into the MBR.
3. c) The value in the MBR is loaded into the AC.

**STEP 3:**

1. The value in the PC (301) is loaded in to the MAR.
2. The value in location301 is loaded into the MBR, and the PC is incremented.
3. The value in the MBR is loaded into the IR.

**STEP 4:**

1. The address portion of the IR (941) is loaded into the MAR.
2. The value in location 941 is loaded into the MBR.
3. The old value of the AC and the value of location MBR are added and the result is stored in the AC.

**STEP 5:**

1. The value in the PC (302) is loaded in to the MAR.
2. The value in location 302 is loaded into the MBR, and the PC is incremented.
3. The value in the MBR is loaded into the IR.


**STEP 6:**


1. The address portion of the IR (941) is loaded into the MAR.
2. The value in the AC is loaded into the MBR.
3. The value in the MBR is stored in location 941.

**Question 5** [CLO 3]

Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address.

1. What is the maximum directly addressable memory capacity (in bytes)?
2. Discuss the impact on the system speed if the microprocessor bus has:
   1. 32-bit local address bus and a 16-bit local data bus, or
   2. 16-bit local address bus and a 16-bit local data bus.
3. How many bits are needed for the program counter and the instruction register?





**SOLUTION:**

1. 2 ^ (32-8) = 2^24 = 16,777,216 bytes = 16MB, (8bits=1 byte for he opcode).

**B.1:** a 32-bit local address bus and a 16-bit local data bus. Instruction and data transfers

Would take three bus cycles each. One for the address and two for the data. Since if the address bus is 32 bits, the whole address can be transferred to memory at once and decoded there, however, since the data bus is only 16 bits, it will require 2 bus cycles (accesses to memory) to fetch the 32-bit instruction or operand.

**B.2:** a 16-bit local address bus and a 16-bit local data bus. Instruction and data transfers would take four bus cycles each, two for the address and two for the data. Therefore, that will have the processor perform two transmissions in order to send to memory the whole 32-bit address. This will require more complex memory interface control to latch the two halves of the address before it performs an access to it.

**C.** for the Program Counter it needs 24 bits and for the instruction register it needs 32 bits.